

# **CY2SSTV8575**

## Differential Clock Buffer/Driver


#### **Features**

- Operating frequency: 60 MHz to 170 MHz
- Supports 266-MHz DDR SDRAM
- 5 differential outputs from 1 differential input
- Spread Spectrum compatible
- Low jitter (cycle-to-cycle): < 75
- Very low skew: < 100 ps
- Power Management Control input
- High-impedance outputs when input clock < 20 MHz
- 2.5V operation
- 32-pin TQFP JEDEC MS-026 C

### Description

The CY2SSTV8575 is a high-performance, low-skew, low jitter zero-delay buffer designed to distribute differential clocks in high-speed applications. The CY2SSTV8575 generates five differential pair clock outputs from one differential pair clock input. In addition, the CY2SSTV8575 features differential feedback clock outputs and inputs. This allows the CY2SSTV8575 to be used as a zero-delay buffer.

When used as a zero-delay buffer in nested clock trees, the CY2SSTV8575 locks onto the input reference and translates with near zero delay to low-skew outputs.





# **Pin Description**

Pin	Name	I/O	Туре	Description
5,6	CLK, CLK#	I	LV Differential Input	Differential Clock Input
21	FBIN#	I	Differential Input	Feedback Clock Input. Connect to FBOUT# for accessing the PLL.
22	FBIN	I		Feedback Clock Input. Connect to FBOUT for accessing the PLL.
2,12,15,27,30	Y(0:4)	0	Differential Outputs	Clock + Outputs
1,11,16,28,31	Y(0:4)#	0		Clock - Outputs
18	FBOUT	0	Differential Outputs	Feedback Clock Output. Connect to FBIN for normal operation. A bypass delay capacitor at this output will control Input Reference/Output Clocks phase relationships.
19	FBOUT#	0		Feedback Clock Output. Connect to FBIN# for normal operation. A bypass delay capacitor at this output will control Input Reference/Output Clocks phase relationships.
23	OE	I		Output Enable Input. When OE is set HIGH, all Q and Q# outputs are enabled and switch at the same frequency as CLK. When set LOW, all Q and Q# outputs are disabled (Hi-Z) and the PLL is powered down.
3,4,7,13,20,26, 29	VDDQ		2.5V Nominal	2.5V Power Supply for Output Clock Buffers
8	AVDD		2.5V Nominal	<b>2.5V Power Supply for PLL</b> . When AVDD is at GND, PLL is bypassed and CLK is buffered directly to the device outputs. During disable (OE = 0), the PLL is powered down.
10,14,17,24,25, 32	VSS		0.0V Ground	Common Ground
9	AVSS		0.0V Analog Ground	Analog Ground

**Table 1. Function Table** 

INPUTS				OUTPUTS				PLL
AVDD	OE	CLK	CLK#	Y	Y#	FBOUT	FBOUT#	
GND	Н	L	Н	L	Н	L	Н	BYPASSED/OFF
GND	Н	Н	L	Н	L	Н	L	BYPASSED/OFF
Х	L	L	Н	Z	Z	Z	Z	Off
Х	L	Н	L	Z	Z	Z	Z	OFF
2.5V	Н	L	Н	L	Н	L	Н	On
2.5V	Н	Н	L	Н	L	Н	L	On
2.5V	Н	< 20 MHz	< 20 MHz	Hi-Z	Hi-Z	Hi-Z	HI-Z	Off



### **Power Management Functions**

Output enable/disable control of the CY2SSTV8575 allows the user to implement power management schemes into the design. Outputs are three-stated/disabled when OE is asserted low, see *Table 1*. The enabling and disabling of outputs is done in such a manner to eliminate the possibility of the partial "runt" clocks.

#### Zero Delay Buffer

When used as a zero delay buffer the CY2SSTV8575 will likely be in a nested clock tree application. For these applications the CY2SSTV8575 offers a differential clock input pair as a

PLL reference. The CY2SSTV8575 can lock onto the reference and translate with near zero delay to low-skew outputs. For normal operation, the external feedback input, FBIN, is connected to the feedback output, FBOUT. By connecting the feedback output to the feedback input the propagation delay through the device is eliminated. The PLL works to align the output edge with tine input reference edge thus producing a near zero delay. The reference frequency affects the static phase offset of the PLL and thus the relative delay between the inputs and outputs.

When AVDD is strapped LOW, the PLL is turned off and bypassed for test purposes.




Figure 1. Clock Structure 1<sup>[1]</sup>

#### Note:

1. Output load capacitance for 2 DDR-SDRAM loads: 5 pF < CL < 8 pF.






Figure 2. Clock Structure 2<sup>[2]</sup>




Figure 3. Differential Signal Using Direct Termination Resistor

## **Governing Agencies**

The following agencies provide specifications that apply to the CY2SSTV8575. The agency name and relevant specification is listed below;

Agency Name Specification
JEDEC MS - 026-C

#### Note:

2. Output load capacitance for 4 DDR-SDRAM loads: 10 pF < CL < 16 pF.



## **Absolute Maximum Ratings**

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation,  $V_{\text{in}}$  and  $V_{\text{out}}$  should be constrained to the

 $V_{SS} < (V_{in} \text{ or } V_{out}) < V_{DD} (V_{DDQ} \text{ Voltage})$ 

Unused inputs must always be tied to an appropriate logic voltage level (either  $\rm V_{SS}$  or  $\rm V_{DDQ}).$ 

Parameter	Description	Conditions	Min.	Max.	Unit
$V_{dd}$	Supply Voltage	Non Functional	-0.3	3.5	VDC
$V_{DD}$	Operating Voltage	Functional	2.38	2.63	VDC
V <sub>in</sub>	Input Voltage	Relative to VSS	-0.3	2.63	VDC
V <sub>out</sub>	Output Voltage	Relative to VSS	-0.3	2.63	VDC
T <sub>s</sub>	Temperature, Storage	Non Functional	-65	150	°C
Ta	Temperature, Operating Ambient	Functional	0	+85	°C
Ø <sub>Jc</sub>	Dissipation, Junction to Case	Functional	_	18	°C/W
Ø <sub>Ja</sub>	Dissipation, Junction to Ambient	Functional	_	48	°C/W
ESD <sub>h</sub>	ESD Protection (Human Body Model)		_	2K	Volts
FIT	Failure in Time	Manufacturing test	_	10	ppm

### **DC Parameters** (AV<sub>DD</sub> = $V_{DDO}$ = 2.5 ±5%, Temperature = 0°C to +85°C)

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input Voltage, Low[3]	OE	-	-	0.75	V
V <sub>IH</sub>	Input Voltage, High <sup>[3]</sup>		1.75	_	_	V
V <sub>OL</sub>	Output Voltage, Low	V <sub>DDQ</sub> = 2.375V, I <sub>OL</sub> = 12 mA	_	_	0.6	V
V <sub>OH</sub>	Output Voltage, High	$V_{\rm DDQ} = 2.375 \text{V}, I_{\rm OH} = -12 \text{ mA}$	1.7	_	-	V
I <sub>OL</sub>	Output Low Current	V <sub>DDQ</sub> = 2.375V, V <sub>OUT</sub> = 1.2V	26	35	_	mA
I <sub>OH</sub>	Output High Current	V <sub>DDQ</sub> = 2.375V, V <sub>OUT</sub> = 1V	28	-32	_	mA
I <sub>DDQ</sub>	Dynamic Supply Current <sup>[4]</sup>	ALL V <sub>DDQ</sub> , FO = 170 MHz	_	235	300	mA.
I <sub>PDS</sub>	Power Down Current	OE = 0 or CLK/CLK# < 20 MHz	_	_	100	μA.
C <sub>in</sub>	Input pin capacitance		-	_	4	pF

#### Notes:

Unused inputs must be held high or low to prevent them from floating. All outputs switching loaded with 16pF in  $60\Omega$  environment. See *Figure 3*.



## AC Input Parameters (AV<sub>DD</sub> = VDDQ = 2.5 $\pm$ 5%, T<sub>A</sub> = 0°C to +85°C)

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
F <sub>in</sub>	Input Frequency	1.25	60	_	170	MHz
D <sub>TYC</sub>	Input Duty Cycle	$AV_{DD}, V_{DD} = 2.5V \pm 0.2V$	40	_	60	%

## AC Output Parameters (AVDD= VDDQ = 2.5 ±5%, Temperature = 0°C to +85°C)<sup>[5,6]</sup>

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
F <sub>OR</sub>	Output frequency range	$AV_{DD}$ , $V_{DD} = 2.5V \pm 0.2V$	60	_	170	MHz
t <sub>LOCK</sub>	Maximum PLL Lock Time	$AV_{DD}$ , $V_{DD} = 2.5V \pm 0.2V$	_	_	100	μS
D <sub>TYC</sub>	Duty Cycle <sup>[7]</sup>	60 MHz to 100 MHz	49.5	50	50.5	%
		101 MHz to 170 MHz	49	_	51	%
T <sub>R</sub>	Rise Time	20% to 80% of V <sub>OD</sub>	1	-	2	V/ns
T <sub>F</sub>	Fall Time	20% to 80% of V <sub>OD</sub>	1	_	2	V/ns
t <sub>SKEW</sub>	Any Output to Any Output Skew <sup>[9]</sup>	All outputs equally loaded	_	_	100	ps
T <sub>PLH</sub>	Propagation Delay (Low to High)	CLK to Y	1.5	3.5	6	ns
T <sub>PHL</sub>	Propagation Delay (High to Low)	CLK to Y	1.5	3.5	6	ns
T <sub>ODIS</sub>	Output Disable Time <sup>[8]</sup>	All outputs	_	3	_	ns
T <sub>OENB</sub>	Output Enable Time <sup>[8]</sup>	All outputs	_	3	_	ns
T <sub>JIT(CC)</sub>	Cycle to Cycle Jitter	All outputs @ 66 MHz	-100	_	-100	ps
T <sub>PHASE</sub>	Phase Error		-150	_	150	ps
T <sub>JIT(PHASE)</sub>	Phase Error Jitter	All outputs @ 66 MHz	-50	_	50	ps

#### Notes:

Parameters are guaranteed by design and characterization. Not 100% tested in production. PLL is capable of meeting the specified parameters while supporting SSC synthesizers with modulation frequency between 30 kHz and 50 kHz with a down spread of –0.5%. While the pulse skew is almost constant over frequency, the duty cycle error increases at higher frequencies. This is due to the formula: duty cycle = t<sub>WH</sub>/t<sub>C</sub>, where the cycle time (t<sub>C</sub>) decreases as the frequency goes up.

Refers to transition of non-inverting output. All differential input and output terminals are terminated with  $120\Omega/16 \text{ pF}$  as shown in *Figure 2*.




## **Ordering Information**

Part Number	Package Type	Product Flow
CY2SSTV8575AC	32-pin TQFP	Commercial, 0° to 85°C
CY2SSTV8575ACT	32-pin TQFP -Tape & Reel	Commercial, 0° to 85°C

### **Package Drawing and Dimension**

#### 32-Lead Thin Plastic Quad Flatpack 7 x 7 x 1.0 mm A32



All product and company names mentioned in this document may be the trademarks of their respective owners.



# **Document History Page**

Document Title: CY2SSTV8575 Differential Clock Buffer/Driver Document #: 38-07458						
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change		
**	120711	10/31/02	RGL	New Data Sheet		



中发网 WWW.ZFA.CN
全球最大的PDF中文下载站



PDF 资料下载尽在中发网